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Von Neumann’s classic “multiplexing” method is unique in achieving high-threshold fault-tolerant
classical computation (FTCC), but has several significant barriers to implementation: i) the ex-
tremely complex circuits required by randomized connections, ii) the difficulty of calculating its
performance in practical regimes of both code size and logical error rate, and iii) the (perceived)
need for large code sizes. Here we present numerical results indicating that the third assertion is
false, and introduce a novel scheme that eliminates the two remaining problems while retaining a
threshold very close to von Neumann’s ideal of 1/6. We present a simple, highly ordered wiring
structure that vastly reduces the circuit complexity, demonstrates that randomization is unneces-
sary, and provides a feasible method to calculate the performance. This in turn allows us to show
that the scheme requires only moderate code sizes, vastly outperforms concatenation schemes, and
under a standard error model a unitary implementation realizes universal FTCC with an accuracy
threshold of p < 5.5%, in which p is the error probability for 3-qubit gates. FTCC is a key com-
ponent in realizing measurement-free protocols for quantum information processing. In view of this
we use our scheme to show that all-unitary quantum circuits can reproduce any measurement-based
feedback process in which the asymptotic error probabilities for the measurement and feedback are
(32/63)p ≈ 0.51p and 1.51p, respectively.
PACS numbers: 03.67.-a, 03.67.Pp, 03.65.Ta, 03.65.Aa
The problem of performing classical computing reli-
ably with unreliable logic gates is referred to as fault-
tolerant classical computation (FTCC). The first method
for realizing FTCC was devised by von Neumann, who
called it multiplexing [1]. It achieves what may be
the highest possible error threshold (the maximum sta-
ble component-wise error rate), but has hitherto been
viewed as impracticable. This is due to an apparent
need for high redundancy (number of fundamental com-
ponents required to construct a noise-free logical gate),
the need to continually connect and reconnect bits “at
random” at a potentially large spatial separation, and
the difficulty of both analytically calculating the perfor-
mance for moderate code sizes and simulating the per-
formance in the low-error regimes required for reliable
computation [1–9]. The field of probabilistic cellular
automata was partially motivated by addressing the sec-
ond problem, but has not to-date produced a complete
and feasible FTCC scheme [10–21]. A second method
for FTCC was developed more recently in the context of
quantum computing, and involves “concatenating” error-
correction codes and logic gates [22–46]. However, the
concrete FTCC schemes developed using concatenation
require high redundancy and connections between widely
separated code bits, and have not to-date achieved the
high thresholds of multiplexing schemes [47, 48].
We are interested in FTCC here primarily because of
its central role in the question of the importance of mea-
surements in realizing physical processes and control pro-
tocols. From a fundamental point of view, measurements
play no special role in physical processes: all dynamics
generated by measurement and feedback processes (in-
cluding those involving post-selection [49]) can be repro-
duced by unitary evolution [50]. Consequently the util-
ity of measurements in any physical protocol arises only
from technological constraints. For fault-tolerant quan-
tum computation (FTQC), in which all high-threshold
schemes to-date employ measurements [29, 38, 44, 51],
the constraint is a fixed error-probability p for all quan-
tum gates and measurements.
Interest in measurement-free (or measurement-light)
quantum computing [52–56] is motivated by the fact that
implementing large numbers of measurements on many
qubits requires an additional technological overhead be-
yond that of unitary circuits. To this end schemes have
been devised in which measurements can be noisy and/or
slow [52, 53], and quite recently automata-based meth-
ods were introduced for eliminating both measurements
and the high processing overhead involved in correcting
surface codes [55, 56]. Here our purpose is to determine
the ability of unitary circuits to perform the functions of
arbitrary measurement procedures.
For the purposes of FTQC (or any quantum process
subjected to errors) the physical addition provided by
measurements is amplification: measurements are de-
fined as producing a result that can be processed on a
classical digital computer. The resulting error-free clas-
sical processing is the sole advantage of measurements.
As a result the question of the importance of measure-
ment to quantum processes is intimately related to how
well mesoscopic gates (those with error p) can perform
such error-free classical processing, and thus to the fun-
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2damental limits of FTCC.
Our first main result is an explicit scheme for FTCC
with unitary gates that largely solves the long-standing
problems with von Neumann’s multiplexing method,
while achieving almost the same high threshold. We then
apply our FTCC protocol to the problem of using uni-
tary circuits to reproduce a general measurement and
feedback process. Our second main result is that, with a
threshold of p = 2.8%, unitary circuits can do this and
achieve effective measurement and feedback errors close
to p. It should be noted that this result does not imply
alone that a given measurement-based protocol can be re-
placed by a unitary one; additional technological factors,
such as the time taken by the processing circuits, may
also play an important role in an implementation. This
result does show that unitary circuits can effectively real-
ize high-fidelity measurements, and that perfect classical
processing within quantum mesoscopic circuits is entirely
feasible. They also furnish a new tool for understanding
the power of unitary protocols.
Before we present our error-correction scheme, it is
worth discussing the key issues with von Neumann’s
method in more detail. Von Neumann’s scheme uses a
repetition code, and corrects errors in the code by ap-
plying a “majority counting” gate to triples of code bits.
The output of this gate is a single bit whose value is
that of the majority of the three input bits. The out-
put bit is then copied to produce three bits that are the
corrected versions of the input bits. As noted above,
one of the primary problems with the scheme is the need
to reduce correlated errors by randomly selecting triples
across multiple repetitions of the error-correction. This
virtually prohibits the use of fixed wiring for the gate
interconnections due to the complexity of the resulting
circuits. Furthermore, an appeal to truly “random” fixed
connections in a computational circuit implies the need
for unique random reconnections at every correction step
of a computation of any length, something that is clearly
infeasible. A possible solution is to dynamically recon-
nect the gates at each correction step. While such a
process cannot be used in a fundamental theory of fault-
tolerance (the logic circuits that generate and store the
new connections will introduce further errors), it could
be used to implement FTCC with mesoscopic circuits by
using error-free macroscopic classical computers to per-
form the dynamical reconnection. Nevertheless, doing so
requires the significant additional overhead of complex
classical control circuits that allow any triple of code bits
to interact at any time. Our solution completes the the-
ory of multiplexing by eliminating randomness altogether
and allowing error correction to be performed by a small
set of fixed connections within the code, which are recy-
cled over a short sequence. We note that our scheme has
a single restriction over von Neumann’s, which is that
the code size must be a power of 3.
A further advantage we provide over randomized mul-
FIG. 1. Unitary constructions for the (a) AMP and (b) MAJ3
gates defined in the text. The unitary version of AMP copies
the input qubit in the computational basis by applying a
controlled-not (CNOT) gate from this input to each of two
qubits prepared in the 0 state. The dashed box is the MAJ1
gate.
tiplexing is that with multiplexing the logical error rate
for moderate, realistic code sizes can be obtained only by
numerical simulation. This is problematic because i) a
simulation must generate at least tens of logical failures
to obtain any accuracy, and ii) for realistic computing
applications the error probability per logical bit must be
very small (e.g. 10−12). As a result the problem would
be challenging even for modern large-scale parallel ma-
chines.
We now describe our FTCC scheme, beginning with
the logic gates from which it is built:
Elementary 3-bit gates: We define a MAJ1 gate (the
name deriving from “majority”) as von Neumann’s 3-bit
majority counting gate, described above. We define a
gate AMP (short for “amplification”) that takes in one
bit and outputs three copies of it. Finally, we define
a gate MAJ3 as a MAJ1 that has three outputs, being
the usual MAJ1 output bit and two additional copies of
it. Thus the MAJ3 is a MAJ1 followed by an AMP. We
must be able to implement all these gates unitarily, so
we present explicit unitary versions of them in Fig. 1.
These unitary versions are shown in terms of CNOT and
Toffoli gates [57], but our error model treats the MAJ1
and AMP as elementary 3-bit unitary processes.
Error-correcting scheme: The logical values of bits on
which we wish to do computation are stored in a simple
repetition code of size 3n+1 where n is a non negative
integer called the level of the code. These bits can be ar-
ranged in a hypercube of dimension n+1 with side length
3. Error correction is now achieved by applying n paral-
lel MAJ3 gates along each of the n+ 1 axes in sequence.
This implies that the logical value can be equivalently
thought of as stored in a network of 3n MAJ3 gates that
interact sequentially along each axis of an n-dimensional
hypercube [49].
Performance of the error-correcting circuit: Our er-
ror model is defined by assigning, in the standard
way [29, 58], a total intrinsic error probability, p, to each
of the 3-bit unitary quantum gates MAJ1 and AMP. To
determine the performance of the error-correction circuit
we need the probability, ε, that there is an error in at
3least one of the output lines of the MAJ3. Given the
quantum error model, along with an additional error of
(2/3)p in each output to account for errors in the con-
necting wires and reset locations, we obtain a strict over-
estimate for ε to be (52/21)p ≈ 2.3p [59].) We need
to obtain the steady-state logical error probability, pss,
that is maintained by repeated applications of the cor-
rection circuit [60]. Calculating pss is non-trivial, how-
ever: straightforward simulations are impractical as dis-
cuss above. We are able to calculate pss for n = 2 and
n = 3 (codes with 27 and 81 bits, respectively) by map-
ping the error dynamics to a jump process that has only
3 effective states for n = 2 and 7 for n = 3 (details are
given in the supplemental material). In Fig. 2 we plot pss
as a function of ε for n = 2 and 3. We see from these plots
that the error decreases doubly-exponentially with n for
n = 2 and 3, and so we expect this to continue for larger
values of n. This shows a (gatewise) redundancy which
scales as 3n. In comparison, the redundancy for typical
concatenation schemes is 21n [47, 48]. We note that for
p = 0.4% and n = 3 one has pss = 1.5×10−11, thus small
values of n would likely suffice for applications. We ob-
tain a lower bound on the threshold for n = 3, shown
in Fig. 3a, to be ε ≈ 15%, very close to von Neumann’s
value of 1/6.
Performance of von Neumann’s multiplexing: In the
inset in Fig.2 we compare the performance of von Neu-
mann’s scheme to ours for a code size of 81 bits. As noted
above this calculation is limited to relatively large error
rates. We see that the performance of von Neumann’s
scheme oscillates about ours, and thus achieves similar
performance at high logical error rates. This provides
support for the conjecture that a randomized scheme
should perform at least as well as ours. Nevertheless,
one cannot merely extrapolate to small error rates, as
made especially clear by the oscillatory behavior.
Threshold for universal computation: Reliable MAJ1
and AMP gates can be used for universal computation.
A MAJ1 gate can be used as an AND or OR gate. An
AMP gate is composed of CNOTs, which can be used
as NOT gates and/or simulated line splitting. (Details
can be found in [1, 49].) The most complex construction
in our scheme is a coded MAJ1 gate, which consists of
a transversal application of MAJ1 gates on three coded
bits. The bitwise error rate in an error correcting network
at threshold is 1/2. Since the output of a three-input
computational gate is necessarily noisier than any one of
the inputs, we must have input errors less than 1/2, so
the component-wise threshold for universal computation
must smaller than 1/6. We recognize the threshold as the
basic error rate at which error rates in the outputs of the
MAJ1 gates are equal to 1/2. Taking into account the
steady-state bitwise error rate of our coded input bits,
we find the threshold for universal computation to be
p = 5.5%, or  ≈ 12.7%[49].
Scaling of wire length with code size: A crucial is-
FIG. 2. (Color online) (a) Solid line: the inverse of the logical
error probability, pss, for our error correction circuit with a 27-
bit code. Dashed line: 1/pss for a hypothetical concatenation
scheme with a threshold of 1/6 [49, 57]. (b) Solid line: 1/pss
for our scheme with an 81-bit code. Dashed lines: 1/pss for
hypothetical concatenation schemes with thresholds of 1/6
(upper line), and 1/7 (lower line). (No such concatenation
schemes are known to-date.) The inset shows the performance
of von Neumann’s scheme (dark line) against the new scheme
(light line) for 81 bits, for a range of ε in which it is feasible
to simulate.
sue for fault-tolerant computation is how the wire length
required by the correction and computation circuits in-
creases with code size. Since it is reasonable to suggest
that fundamental error rates will increase exponentially
with the wire length (the distance between interacting
gates/bits), an error correction scheme must be compat-
ible with a compact wiring. Part of our solution is the
observation, noted above, that using our method code
sizes of no more than n = 4 (and likely n = 3) can be ex-
pected to be sufficient for any application. If we reroute
the wiring from the gate outputs to the inputs, the full
error correction circuit for n = 3 can be executed with a
cube of 27 MAJ3 gates. The rerouting need only span the
cube separately in each direction, giving a wire length of
2 (in units of the distance between adjacent gates). The
transversal AND gate for logic between coded bits, when
we place three code cubes in a row, requires wires of
length 3. For n = 4 there are also very efficient arrange-
ments. For a single coded bit we now require three cubes
of 27 MAJ3 gates for error correction. In Fig. 3b we show
that, arranging these three cubes in an “L” configuration,
the longest wires required for universal computation have
length 3
√
2. Only a moderate increase in overall distance
is therefore required to implement FTCC. One could al-
ternatively use an array of static qubits rather than static
gates. Under this architecture the error-correction cir-
cuits are similarly compact; each qubit need interact with
only 2(n+ 1) others [61].
Replacing measurements with unitary circuits: The
scheme for efficient FTCC presented above allows us to
obtain unitary circuits that perform the role of measure-
ment and feedback processes, and do so with very low
error rates. First, we note that the role of every mea-
surement in any physical protocol involves no more than
4FIG. 3. (a) The solid line is ε and the dashed line is the
resulting error probability for a code with n = 3. The point
at which these lines cross gives the threshold. (b) Here we
show the wiring lengths required for a code with n = 4 (243
bits). Each dot and circle represents a MAJ3 gate, so that the
squares indicate a cube of 27 MAJ3 gates (an n = 3, 81-bit
code) viewed from the top. The blue line encircles three of
these cubes that form a single n = 4 code block. The curved
solid lines are examples of wires required to implement an
AND gate on the two code blocks consisting of black dots.
The dashed lines are examples of wires required to implement
error correction on an individual code block.
i) classical processing of the measurement result, and ii)
at some point in the process, the use of the processed re-
sult to apply an operation to a quantum system. We can
assume the feedback operation is unitary without loss
of generality. We will also assume, without significant
loss of generality, that the quantum systems involved are
qubits.
To reproduce the action of a “black box” that im-
plements measurement and feedback our unitary circuit
must i) encode the qubits to be measured (the input
qubits) so that the classical information they contain can
be processed by our FTCC protocol, ii) perform the pro-
cessing, iii) use the processed information (the output
qubits), which is stored as a repetition code, to apply a
unitary gate to one or more “target” qubits. Steps i) and
iii) correspond to the processes of measurement and feed-
back, respectively. In step i), any error in the encoded
logical bits introduced by the encoding procedure is pre-
cisely equivalent to the measurement error. For step iii),
since we must use the state of a single qubit as a control
for the feedback operation, any error by which this qubit
deviates from the encoded logical output bit is simply an
additional probability of error over that of the feedback
applied by a classical device.
To encode the information stored in the computational
basis of a qubit we use a circuit consisting of AMP gates.
An AMP gate is used to make three copies of the initial
qubit in computational basis, and then each of these is
tripled again by feeding it into an AMP gate. By re-
peating this process we produce 3n+1 qubits that consti-
tute the bits of our repetition code. The key quantity of
interest is the probability, penc, that the resulting code
fails to correctly reflect the state of the bit contained
by the initial qubit (more precisely, the probability that
the code bits are left in a joint state that will fail to
be properly corrected by the error-correction circuits).
Calculating penc is a complex task, since we must take
into account the correlations formed between the code
bits/qubits during the encoding, as well as the action of
our error-correction procedure. We obtain, for n = 3, a
strict over-estimate of the encoding error as a 9th -order
polynomial in p, the full expression for which is given in
the supplemental material. The most important prop-
erty of penc is pcrit, defined as the value of p for which
penc = p, and for which penc < p whenever p < pcrit. The
encoding circuit for n = 3 has pcrit = 2.8%, and when
p  2.8% the relationship is penc ≈ (32/63)p ≈ 0.51p.
This encoding error is precisely the measurement error
of the black box being simulated.
Once the classical information in the qubits input to
our unitary circuit has been encoded, it can be processed
essentially error-free using the error-correction and com-
putation methods present above. Thus it remains to ap-
ply an operation to m qubits that is conditional on the
processed information. The bits containing this informa-
tion are stored in our repetition code. To ensure that
the feedback correctly mimics the operation of feedback
applied by a classical controller we must take account
of the following: i) A classical controller is assumed to
be error-free, and so does not introduce errors that are
correlated between the m target bits; 2) the feedback op-
eration must be implemented with a single control qubit
for each target qubit because we are restricted to meso-
scopic circuits. Fortunately we can satisfy both demands.
Transversal CNOT operations can copy logical bits fault-
tolerantly. This can provide an ensemble of m logical
bits that are essentially correct (to the basic logical fail-
ure rate). Applying a series of MAJ1 gates to each logi-
cal bit (using n + 1 iterations for a code at level n), we
can provide m qubits with independent errors which ap-
proach (to first order in p) the individual failure rate of
the MAJ1 [53]. Using these qubits as the controls for the
feedback operations gives an error of (32/63)p ≈ 0.51p
over that of the classical feedback operation. Such an
additional error in the feedback appears to be a neces-
sary consequence of the use of mesoscopic circuits for this
purpose.
Here we have presented a scheme for fault-tolerant clas-
sical computation that significantly outperforms all pre-
vious schemes. In doing so we have shown that multi-
plexing neither requires randomization, nor large code
sizes as have previously been thought. We have used this
new scheme to show that unitary mesoscopic circuits can
perform all functions of measurement with errors that
remain very close to p.
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Supplemental Materials: High-Threshold
Low-Overhead Fault-Tolerant Classical
Computation and the Replacement of
Measurements with Unitary Quantum
Gates
Introduction
In this supplemental material we give the details of
how we analyze the error dynamics and calculate the per-
formance of i) the fault-tolerant classical error-correction
method that we present in the paper, and ii) the encoding
process that is an essential part of the method we present
to replace measurements with unitary circuits. We also
discuss some further topics that may be of interest to
readers unfamiliar with them: i) we summarize prior
research on classical fault tolerant error correction and
computation, including the original multiplexing scheme
by von Neumann; ii) we discuss how post-selection pro-
cesses are replaced by fixed unitary circuits.
Background: Multiplexing and other methods
We begin by describing John von Neumann’s classic
multiplexing method [1] as this is the starting point for
our scheme. Consider that we have a classical bit encoded
in three bits so that 000 codes for 0 and 111 codes for 1.
This is a repetition code and is easily generalized to any
number of bits. John von Neumann (JvN) defined a gate
with three inputs and three outputs that corrects any
single error for the 3-bit code, and called it the ”majority
organ”. We will call it the MAJ3 gate. Because all our
gates necessarily have errors, the MAJ3 gate is given a
probability ε of failing. Specifically, ifX denotes the state
of a single bit, and X¯ denotes NOT(X), then given any
of the four inputs XXX, X¯XX, XX¯X, or XXX¯, the
MAJ3 gate produces the output XXX with probability
(1− ε) and the output X¯X¯X¯ with probability ε.
In JvN’s scheme a repetition code using N bits, in
which N is a multiple of three, is fed into N/3 MAJ3
gates to perform a correction operation, called a restora-
tive phase. The outputs of these gates are rearranged in a
random way and then fed into another set of MAJ3 gates
to perform another restorative phase. This sequence of
restorative phases is repeated as many times as desired.
JvN showed that this circuit performs fault-tolerant er-
ror correction on the repetition code. The first step of his
analysis is to consider a single MAJ3 gate and to show
that if the inputs have independent errors then there is
a stable error probability η for the input bits that will be
preserved by the gate. This is not difficult to show, and
so long as ε ≤ 1/6 the stable error probability is
η =
1
2
(
1±
√
1− 6ε
1− 2ε
)
. (S1)
The two stable solutions, which for ε 1 are η ≈ ε and
η ≈ 1 − ε, correspond to the two logical states we wish
to encode in the network.
We must now ensure that the inputs to the MAJ3
gates in each restorative phase are independent, even
though the outputs from the MAJ3 gates from the previ-
ous restorative phase are not. This is the second part of
JvN’s approach, and is the purpose of randomizing the
connections from the outputs of one restorative phase of
MAJ3 gates to the inputs of those of the next restorative
phase. If N is large then the randomization means that
for each MAJ3 gate the probability that more than one
of its inputs comes from the outputs of the same MAJ3
gate is small. This probability goes down as N increases,
so for sufficiently large N the inputs are independent to
good approximation.
People have studied Von Neumann’s concept under
different basic gate architectures, e.g. being built from
NAND gates [4, 5, 7], having larger majority votes than
best-of-three [6], and finding an optimal number and
placement of restorative phases in certain circuits [4, 5, 7].
See [8] for a contemporary review, and for a review of
the initial research see [2]. Von Neumann’s method is
still pointed too as a potential architecture for networks
of nanocircuits [9]. One major impracticality, however,
of the multiplexing concept is the “random” rewiring re-
quired at each restorative phase. This implies two ma-
jor difficulties: The first is an unfortunate choice be-
tween either a real-time random rewiring of the system
at each restorative phase, or a number of static “ran-
dom” rewirings which is equal to the number of required
restorative phases. The second difficulty is another un-
avoidable technical complication which is inherent in ran-
domly reconnecting gates which comprise a large repeti-
tion code in physical space. If gates are allowed to inter-
act with any given gate in the code, we must allow for
wires which can carry a signal farther than the typical
“nearest neighbors” interaction, and any wire must be
expected to have a signal degradation which is exponen-
tial in its length [2, 11]. Another impracticality is that
the code size required for these random constructions,
as well as explicit constructions based on randomization,
has been estimated to be large [1–3, 14].
The aversion to long wires spawned the study of uni-
versal computation by arrays with noisy nearest neighbor
interactions, called probabilistic cellular automata. The
first proofs that this was possible were given by Ga´cs
[11, 12], following the work of Toom [10]. The challenges
to practicality inherent in the field are that cells them-
selves generally require a rather complex functionality,
and the initial estimate for thresholds of fault-tolerance
6were rather low [12]. Due to the complexity of the topic,
recent authors have presented schemes which are only
partially fault-tolerant. Though approaches to fault-
tolerance vary, some of the componentry in the scheme
is assumed to work perfectly [21, 62], often the error cor-
recting circuitry itself [13, 14]. For example, the faults
are often considered to be permanent defects which must
be replaced or worked around [3, 15, 16], as opposed
to unavoidable transient faults in working components,
as in the quantum model. In [63], the author has re-
turned to allowing for interactions with “far” neighbors.
The quantification of the behavior of probabilistic cellu-
lar automata continues to be an area of research [17–20],
and the problem of a practical fault-tolerant computation
scheme appears to be open.
We address these difficulties by eliminating the ran-
domness in the wiring of the restorative phase of JvN’s
multiplexing scheme. We develop a simple systematic
wiring scheme for MAJ3 gates which is motivated by
the concatenation structure common in Fault Tolerant
Quantum Computation. It uses reversible (unitary) gates
which makes it suitable for quantum applications. For a
lower-threshold scheme with similar motivation and fun-
damental gates, see [47]. We explicitly calculate the fail-
ure rate of an error correcting network which comprises
twenty seven gate locations which are subject to a sim-
ple sequence of interactions (wirings). The length of the
wires, explicitly detailed, is minimized by the small size
of the code and the geometry of the actual scheme. Fur-
thermore, the systematic wiring scheme has close to the
ideal Von Neumann error-correction threshold of  = 1/6,
and has a network error rate which decays super expo-
nentially in the gate overhead, and thus achieves reliable
computation at low gate numbers. The method can be
extended to a higher code size if further error suppression
is required, at a cost of a small increase in wire length.
Performance of the error-correction scheme
Here we introduce the level-1 MAJ gate, constructed
from von Neumann’s 3-input MAJ3 gate. We then in-
troduce the error-correction scheme for code sizes n = 1,
2, and 3, by building each of the higher levels from the
previous level. We then calculate explicitly the perfor-
mance for n = 2 and 3 in terms of ε, which is the basic
probability of error of the 3-input MAJ3 gate.
Without error correction, a bit stored in a noisy physi-
cal implementation is limited in its usefulness by its fun-
damental error rate. Even a repetition code of an infinite
number of these bits becomes useless in protecting the
logical state for durations over which the probability of
an error in a given noisy bit approaches 1/2. The pur-
pose of a good error correcting network is to suppress the
decay rate of the encoded logical state to arbitrarily low
levels, so that state storage can be attained with high
confidence for any length of time. Furthermore, the size
of the error-correction circuit (the “redundancy” in the
network) should be a manageable function of the sup-
pressed error rate. In addition, the fundamental bit-wise
error rate that the correction network is able to tolerate,
called the threshold, should be as high as possible.
The level-1 MAJ gate
We first note that running a series of MAJ3 gates se-
quentially on the same three bits can only have a detri-
mental effect on the reliability of the logical (encoded)
state. This is because the output of the MAJ3 has the
error rate ε, which is greater than that of an individual
bit, and, further, it is correlated among the three bits.
Nevertheless a suitably designed network of MAJ3 gates
can significantly improve the reliability of the encoded
state. Consider the application of 3 MAJ3’s on 9 bits
arranged in a square matrix as depicted in Fig. S1. We
will call this configuration of MAJ3 gates a level-1 MAJ
gate. We can think of the inputs to the level-1 MAJ gate
as being the rows of the matrix, and think of the outputs
as being the columns. If two of the input rows are in
error simultaneously, the output of the level-1 MAJ will
be completely in error. Otherwise, the error probabilities
of each of the output columns are mutually independent.
In this analysis, we will make the major simplification of
ignoring the cases in which there are simultaneously mul-
FIG. S1. In (a) we depict nine bits/qubits arranged in a 3-by-
3 square. In (b) the lines that connect the triples of qubits in
each column represent the application of a MAJ3 gate to each
triple. To obtain good error correction for the nine qubits we
must alternate applying MAJ3 gates to the triples that form
the rows and those that form the columns. We therefore define
a level-1 MAJ gate as depicted in (c). Each of the three inputs
to the level-1 MAJ gate is a triple of qubits. The outputs of
the three MAJ3 gates that make up the level-1 MAJ gate are
re-routed so if the three inputs to the level-1 MAJ are the
rows of the square, then the three outputs are the columns
of the square. We can then apply a sequence of level-1 MAJ
gates to error-correct the nine qubits.
7tiple input errors and errors in the MAJ3 gates, so that
the latter happen to correct the former. That is, we ob-
tain an over-estimate of the total errors by ignoring the
beneficial probability that our gates can “accidentally”
correct a bad input state.
Note that the fact we take the rows of the matrix of
nine bits as the inputs, and the columns of the matrix
as the outputs is crucial in obtaining the necessary error-
correction properties of the level-1 MAJ. With this iden-
tification we can wire the three outputs (the columns)
of a level-1 MAJ into the three inputs (the rows) of an-
other level-1 MAJ, and continue this process by wiring
the resulting outputs to the inputs of a third level-1 MAJ,
etc. In Fig. S2 we show three level-1 MAJ gates ap-
plied sequentially in this way. Since single input errors
in the MAJ3 have no effect on the output, an entire row
that is in error has no effect on the output of the level-1
MAJ. From this we can see immediately that the wiring
scheme in Fig. S2 has exactly the same failure properties
as a three bit repetition code. That is, for every error-
correction step equal in duration to that of a level-1 MAJ
(which is also that of a MAJ3), at least two MAJ3 gates
must fail simultaneously to incur a logical error. So long
as ε is less than 1/2, this scheme will offer some improve-
ment on the decay rate of the logical state, which is then
no larger than 3ε2.
The correction circuit for n = 2
Provided we cannot reduce the basic error rate ε, the
only way to obtain a logical decay rate that is signifi-
cantly lower than 3ε2 is to have more than nine bits in
our repetition code. We now consider a code with 27 bits
and run three level-1 MAJ gates in parallel on these bits.
We then apply another set of three level-1 MAJ gates
to correct errors transversally across the output blocks.
This set-up is shown explicitly in Fig. S3a. Note that this
FIG. S2. Here we depict a sequence of applications of MAJ3
gates to 9 qubits arranged in a 3-by-3 square so as to perform
error-correction on a 9-bit repetition code. Each of lines con-
necting three qubits with a square represents the application
of a MAJ3 gate to those qubits. Reading left to right, first
three MAJ3 gates are applied to the columns of the square,
then three MAJ3’s are applied to the rows, and finally again
to the columns. This sequence of MAJ3’s is equivalent to a
sequence of three level-1 MAJ gates applied to the 9 qubits.
The level-1 MAJ gate is defined in Fig. S1.
wiring configuration is similar to the alternating row-to-
column construction that we use to create the level-1
MAJ gate (depicted in Fig. S1), but this time each input
line depicts a “bundle” of three input bits.
Intuitively, we would expect to see significant improve-
ment in the logical error rate of the network, as a total
failure in any one of the initial level-1 MAJ gates will be
corrected by the network on the next step. We will call
this network a level-2 MAJ gate. This gate is the circuit
for correcting our code with size n = 2, or 9 bundles of 3
bits. Level-2 MAJ gates can be linked in series as shown
in Fig. S3b.
At this point it is useful to give precise definitions for
four terms:
A logical error will refer to a state of a portion of
a network which will lead to an error in every output of
the network when the network performs perfectly at each
subsequent restorative phase.
A gate failure means that every output from a spec-
ified gate is incorrect.
An incipient error is any failure in the fundamental
MAJ3 gates, that occurs independently at the nth error-
correction step, at a rate less than ε.
A propagated error is an error present in the net-
work at the nth error-correction step that was generated
by some combination of errors at any previous error-
correction step.
We now note that a logical error occurs in the error-
correction network of Fig. S3 whenever two level-1 MAJ
gates fail simultaneously. First we analyze how this con-
dition can be created solely with incipient errors. Assum-
ing no propagated errors, three or fewer incipient errors
can lead to at most one level-1 MAJ failure. So, we must
have at least 4 incipient errors to create a logical error.
Of the 126 ways to choose 4 errors in nine MAJ 3 gates,
27 combinations lead to two level-1 MAJ failures. So the
probability of a logical error due to simultaneous incipi-
ent errors is < 27ε4. This is 3(3ε2)2, and exactly the sort
FIG. S3. Here we show the definition of a level-2 MAJ gate
in terms of six level-1 MAJ gates. Each level-1 MAJ gate is
depicted as three dots connected by a vertical line. Note that
each of the three input lines to a level-1 MAJ gate represents
a set of three qubits.
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Conditional probability value
P (A|A) 1− P (B|A)− P (C|A)
P (B|A) 3γ(1− γ)2
P (C|A) 3γ2 − 2γ3
P (A|B) (1− )6
P (B|B) 6(1− )5 + 32(1− )4
P (C|B) 1− P (A|B)− P (B|B)
of improvement over the level-1 MAJ that one would find
with a very high threshold concatenation scheme (in that
case the first approximation to the threshold would be
one-third, and the actual threshold would be one-half).
Unfortunately, incipient errors are not the only type
of error present in the network, and we must account for
the effects of propagated errors as well. Simultaneous
groups of fewer than 4 errors can have either no effect on
the subsequent gates, or they can lead to a failure of a
single level-1 MAJ at the next error-correction step. If
there is a failure in a single level-1 MAJ at some error-
correction step, due to errors in the previous step, then
this changes the probability of a logical error, at that
step: only two more incipient errors are required at that
error-correction step for a logical error. Furthermore,
only a single incipient error at this step is required to
generate a single level-1 MAJ failure at the next step.
The above analysis suggests a way to model the steady
state behavior of a series of level-2 MAJ gates. We can
consider the error-correction process as having three dis-
crete states, which we will label as A, B, and C, cor-
responding to the possible propagated errors present at
any given step. State A corresponds to no propagated
errors, state B to one level-1 MAJ failure from an error
in previous steps, and C to a logical error due to errors in
previous steps. The error-correction process is a stochas-
tic jump process in which there are constant probabilities
for transitions to occur between these states at each step.
In Table I we give the transition probabilities between
states A and B and from each of these to state C. In the
expressions in Table I we have defined γ ≡ 32 − 23,
which is the probability of at least two incipient errors
occurring in the input to a level-1 MAJ.
Once a logical error occurs the error-correction process
has the same set of transition rates except that the value
of the logical bit has been flipped. Since we are only
concerned with the probability, P (C), of a logical bit flip
at each step, we solve for the steady state probabilities
P (A)s and P (B)s, assuming that no logical error occurs.
This involves simply ignoring the P (C|A) and P (C|B)
probabilities, normalizing, and solving for the eigenvec-
tors of the 2×2 transition matrix. Then the steady-state
probability of a logical bit flip, denoted in the main text
by pss, is P (C)s = P (A)sP (C|A) + P (B)sP (C|B). The
plot in Fig. 2 of the main paper a shows the inverse of the
logical error probability as a function of . For a compar-
ison, we also include a plot of the inverse of f() = 634,
which would be the approximate logical error probability
of a typical concatenated gate with a threshold of 1/6
at the second level of concatenation [57]. This is a theo-
retical construction, as there is no typical concatenation
scheme in existence with a threshold of 1/6.
The correction circuit for n = 3
The wiring described above for a series of level-2 MAJ
gates can be represented again in 3-by-3 squares as in
Fig. S2. Now, however, each of the nine squares in the
3-by-3 matrix denotes a bundle of 3 bits that is one of
the inputs to the level-1 MAJ, and the error properties
of the cycle are as detailed above.
The level-1 MAJ gate corrects a “row” of three bun-
dles, and the level-2 MAJ gate corrects a square of 9
bundles by applying a level-1 MAJ gate first to each of
the three columns of the square and then to the three
rows. We can now generalize this procedure to a cube
(more generally a hypercube of dimension n) that has 3
bundles to a side, and to which we apply 3n−1 level-1
MAJ gates to each dimension in turn. A hypercube with
n dimensions is the repetition code of the main paper
with code size n.
The correction circuit for a cube of 27 bundles (n = 3)
is equivalent to running three level-2 MAJ gates in par-
allel, and then applying level-1 MAJ gates transversally
across their outputs. The circuit acts on 81 individual
bits, and we will call it a level-3 MAJ gate. The error
properties of the level-3 MAJ gate can be modeled in
the same way as those of the level-2 MAJ gate. That
is, as a stochastic process that jumps between a number
of discrete states, in which the states denote different
configurations of propagated errors, and the transition
probabilities are due to possible combinations of incipi-
ent errors. The stochastic process describing the level-3
MAJ is more complicated than that for the level-2 MAJ
because there are more possibilities for propagated errors
from the level-1 MAJ gates errors which are not equiv-
alent to a logical error, and, moreover, the location of
propagated errors in the cycle has an effect on the prob-
abilities of future states. By carefully enumerating the
possible configurations of errors we find that the level-3
MAJ error-correction network has seven distinct prop-
agated error states that do not lead immediately to a
logical error. The transition probabilities between these
seven states can be worked out through straightforward
counting. We give further details of this calculation in
the next section. The explicit matrix of transition prob-
abilities can be found in the MATLAB function SteadyS-
tateFailErrorProb.
9As must be the case, none of the rows of the 7-by-7
transition matrix sum to one. The sum of the elements
of row m is 1 − Pm, where Pm is the probability of a
logical error given that the network is in state m. Let
us define the 7-element vector pfail ≡ (P1, . . . , P7). We
can obtain the steady-state probabilities for the 7 states,
given that a logical error has not occurred, by normaliz-
ing each of the rows of the transition matrix and raising
the resulting matrix to a sufficiently high power. Denot-
ing the vector of these steady-state probabilities by pss,
the steady-state probability of a logical error in any given
restorative phase is P failss = pss · pfail. Numerical results
indicate that the level-3 MAJ begins to have a beneficial
effect on the logical error probability at a threshold value
of  ≈ 1/6, as shown in Figure 3a of the main paper. We
find that for  = 1% the level-3 MAJ gate achieves a log-
ical error rate of 3 × 10−11 per restorative phase. This
is, in fact, very close to what would be the logical error
rate of a standard concatenation scheme with a thresh-
old of 1/6 at the third level of concatenation, namely 678
[57]. (Again, this is a theoretical construction, there is no
actual concatenation scheme with this threshold.) That
our values do not quite match the ideal constant of 1/6
must be due in no small part to the approximation, not
employed by von Neumann, that incipient errors never
correct propagated output errors from a level-1 MAJ.
We compare the logical error probability to that of two
hypothetical concatenated codes, this time at level three,
in the plot in Fig. 2b of the main paper. The expressions
for the error probabilities of the concatenated codes are
678 and 778, corresponding to thresholds of 1/6 and
1/7, respectively.
The close relationship between the error probability
and 678 indicates, and we expect, that our wiring scheme
can be generalized further to higher dimensions of 3-by-3
hypercubes if necessary, and will achieve the same poly-
logarithmic scaling between overhead and logical error
as obtained by standard concatenation schemes. We also
believe the threshold should remain close to 1/6, as in-
creasing the code size only increases the independence
of the gates, bringing it closer to von Neumann’s ideal-
ization. Formalizing and proving these claims may be a
question for future research.
Distinct error states of the level-3 MAJ
We now detail the enumeration of the seven states
that describe the level-3 MAJ error-correction process,
and the calculation of the transition probabilities. Each
correction step in the level-3 MAJ error-correction cy-
cle consists of nine level-1 MAJ gates applied in parallel.
Each of these gates can fail due to the presence of in-
cipient and/or propagated errors in its inputs, creating
a propagated error at the next error-correction step. It
is the precise configuration of the error-correction wiring
that determines how these propagated errors affect the
next error-correction step. Consider the nth step, com-
prising nine parallel level-1 MAJ gates, as applied down
the columns of three distinct 3 by 3 squares. Given a
failure in any one of these level-1 MAJ’s, on the nth + 1
step, this propagated error will be input into three dif-
ferent gates. Specifically, a failure of the level-1 MAJ
applied on the kth column of the lth square leads to a
propagated input error in the position (row l, column k)
in each square in the following step. The level-1 MAJ’s
at this step are applied along the rows of the squares.
Level-1 MAJ’s into which a propagated error have been
input have a failure probability P = 2ε−ε2, which is the
probability of at least one incipient error occurring in the
other two inputs. Gates which have no propagated input
errors have a failure probability I = 3ε2 − 2ε3, which is
the probability of at least two incipient errors occurring
in the three inputs. Two propagated errors input into
the same gate lead immediately to a failure of that gate.
A failure in a level-1 MAJ across the kth row of the lth
square leads to a leads to a propagated input error in-
put into the position (row k, column l) in each square at
the nth + 2 step. Level-1 MAJ’s are applied along the
columns here, and the cycle repeats.
The above implies that there are seven distinct prop-
agated error states at any given error-correction step
that have distinct failure probabilities and must thus be
treated as distinct states of the system. These states can
be identified in terms of a single 3-by-3 square to which
three level-1 MAJ gates are applied. This is due to the
fact that there are actually three such squares, but all of
them are identical at any error-correction step (assum-
ing, as above, that there are no errors that correct the
state):
The seven propagated error “states” are characterized
as the following groupings:
1. All states with no propagated errors.
2. All states with 1 propagated error.
3. All states with 2 propagated errors that are not in
the same row or column as that to which the level-1
MAJ gate is applied.
4. All states with 3 propagated errors that are not in
the same row or column as that to which the level-1
MAJ gate is applied.
5. All states with 2 or 3 propagated errors in the same
row or column as that to which the level-1 MAJ
gate is applied, and no other propagated errors.
6. All states with 2 or 3 propagated errors in the same
row or column as that to which the level-1 MAJ
gate is applied, and 1 other propagated error.
7. All states with 2 or 3 propagated errors in the same
row or column as that to which the level-1 MAJ
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gate is applied, and 2 other propagated errors in
distinct rows (columns).
Since 2 sets of 2 or more propagated errors along the
direction of the application of a level-1 MAJ gate are
equivalent to a logical error, the above list enumerates
all the distinct error states of the network. We have cal-
culated the transition probabilities between all the states
exactly using the rules detailed above in the MATLAB
function SteadyStateFailErrorProb.
Unitary implementation and universal FTCC
A reversible MAJ gate
We note that JvN’s MAJ gate is not reversible, so we
must construct a unitary version of it. The “3” in MAJ3
refers to the fact that it has 3 outputs, and serves to
distinguish it from the majority counting gate with one
(usable) output, which we call the MAJ1. The MAJ1 has
a 3-bit unitary construction. We also introduce another
3-bit unitary gate in which a single bit applies a CNOT
operation to two target bits. We will denote this gate by
AMP. (This name is an abbreviation of “amplification”,
motivated by the fact that it produces three copies of
an initial classical bit.) The MAJ3 gate consists of a
MAJ1 and an AMP gate, and has the minimum number
of ancillary input bits required to reversibly implement a
three bit majority count with three equivalent outputs.
The constructions of these gates are depicted in Fig. 1
of the main paper.
Since the MAJ3 gate is constructed of more than one
elementary gate in this model, we need to determine the
error probability ε for the MAJ3 in terms of a basic gate
error probability p. Note that the MAJ3 gate will not
produce perfectly correlated output bits as JvN assumed
for the MAJ gate. However, for the purposes of fault-
tolerance perfect correlation is the worst case scenario: a
reduction in correlation does not reduce the threshold of
JvN’s scheme. Thus our MAJ3 gate will act as a MAJ
gate with error ε so long as the error in each output bit is
no more than ε. We discuss our error model in the next
section, and calculate the error rate of the MAJ3 gate.
Quantum error model
Error modeling is central to the analysis of quantum
computation schemes, but at the same time, it is far from
standardized across the field. Varying assumptions about
the nature and relative strengths of errors in the circuitry
can lead to very different results for an overall estimation
of the noise threshold for a scheme. See [44] for a dis-
cussion off the effects of error assumptions as related to
threshold calculations for surface codes. What is stan-
dard is that all independent sources of error must be
identified, and the effects of these errors be accounted
for throughout the relevant section of the circuitry.
A measurement is always an independent source of er-
ror in any quantum computation scheme. Our measure-
ment replacement is a network of preparation locations,
three-bit gates, and wires. To work out an estimation
of the error rate in a measurement device of this type,
we need to assign a failure rate to these three basic pro-
cesses, and then calculate the failure rate of the larger
measurement structure.
Since the outputs of two-bit quantum gates are neces-
sarily correlated, it is common practice to assign two-bit
gates a fundamental rate, p, for an arbitrary quantum
error. This error is then divided up evenly among the
possible manifestations of this error in terms of Pauli op-
erators on the individual output bits [29, 58]. For exam-
ple the correct output of a CNOT gate would be modified
by the operators IX, XX, or XY , etc., each with proba-
bility (1/15)p, as there are 15 such combinations of Pauli
operators.
Extending this method to the three-bit gates, we see
that there are 63 possible Pauli error combinations on
three outputs. Since we are only concerned with classi-
cal computation in the Z basis, we can ignore the error
combinations that contain only Z operators. This leaves
56 error operators, which is (8/9)p ≡ pc, which gives
a minimal value for the improvement of a three output
quantum gate when used for classical computation. Fur-
ther improvements may be made by modifying the tech-
nology specifically for classical computation. The impor-
tant definition is that in what follows below, p is defined
as the rate of any arbitrary Pauli error combination in
the output of a three qubit gate.
The other independent sources of error in the encod-
ing/classical computation procedure are the preparation
of |0〉 and |1〉 states, and the wires which must transport
qubits between gates. We can reasonably assume that
these processes are less noisy than a three bit gate, sim-
ply because there are fewer qubits involved. The exact
relationship in reliability with a three bit gate is of course
a function of the actual physical implementation. In this
paper we assign a value of (2/3)p to the noise level in
the preparation procedures and the wires, based only on
the fact that Z “errors” don’t affect this state. It is im-
portant to note here, however, that once this assumption
has been made, it becomes a requirement of our physical
implementation in order to achieve the overall error re-
sults presented later. If, however, the preparation and/or
wires can be achieved considerably less noisily, then our
current results may considerably underestimate the noise
tolerance of the overall procedures.
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Error properties of the gates
Errors for AMP and MAJ1: With the total probability
of an intrinsic classical error in a three bit gate set to
pc, the intrinsic probability that exactly one of the three
outputs is wrong is (3/7)pc, that exactly two outputs are
wrong is (3/7)pc, and that all three outputs are wrong
is (1/7)pc. It follows that the total intrinsic probability
that a given output bit has an error is (4/7)pc.
Errors for MAJ3: The three outputs for the MAJ3
gate are produced by an AMP gate which takes the out-
put of the MAJ1as a control and two |0〉 states as the
targets. An error in each of the input zero states causes
a single error in one of the output bits. The difference
between these errors and those intrinsic to the AMP gate
is that they are independent for the output bits. To sim-
plify calculations in what follows we will over-estimate
the errors in the AMP gate by also assigning an indepen-
dent error to the third output bit that also has probabil-
ity (2/3)p. This simplifies calculations because it makes
the errors symmetric in the output bits. Since the MAJ3
gates will be connected to each other in a network with
some spacial separation we add an additional factor of
(2/3)p to every output of the MAJ3 to account for noise
in the wires. The errors in the three outputs of MAJ3
are then obtained by adding the error of MAJ1 to those
for the outputs of the final AMP. Thus a given output
from the MAJ3 gate will be wrong with probability
ε ≈
(
2
3
)
p+
(
2
3
)
p+
(
4
7
+
4
7
)
pc ≈ 2.3p. (S2)
As mentioned above, this significantly overestimates
the effect of the error rate p on the logical state of the
network. This is due in part to the approximation of sim-
ply summing the above probabilities, but also because ε
as defined in Section is the probability that all three out-
put bits are in error, while here it is the error probability
of a given output bit.
Universal FTCC with reversible gates
We now show how classical information can be pro-
cessed reliably with a threshold of p = 5.5% using re-
versible gates. We begin by noting that if we input XY 0
into a MAJ gate the output is equal to X AND Y . The
AMP gate with a 1 in the control acts as a NOT, and
completes a universal set. (If readily available, a basic
NOT gate would of course be simpler. Also see [1] for a
clever way to do universal computation with MAJ gates
without an explicit NOT gate). The more complex of
the two processes is the AND gate, so we can obtain
a threshold for fault-tolerant classical computing by ex-
amining the action of a logical MAJ gate acting on three
coded inputs, X,Y , and 0, followed by restorative phases.
The threshold is the highest quantum error probability
for which a logical MAJ operation, when followed by er-
ror correction, can lead to a stable error probability for
the code bits.
There are two main differences in the properties of the
MAJ gate when it is used for universal computation as
opposed to error correction. When used for error correc-
tion, the inputs can be assumed to be the same unless
there is an error, which is clearly not the case for compu-
tation. For error correcting/restorative purposes, a MAJ
gate must have a 1:1 ratio of input to output bits. For
universal computation, the ratio is 3:1.
The logical, computational MAJ gate will be a set of
basic MAJ gates which act transversally on 3 coded bits
and output 1 coded bit. Our logical, coded X and Y bits
will each comprise an ensemble of N gates in an error cor-
recting network. For restorative phases, we have used the
MAJ3 to maintain 3N physical (i.e. fundamental, lowest-
level) bits per coded bit. To begin a computational phase,
we cut off the last AMP gate from the MAJ3 and out-
put only the useful bit from the MAJ1. This gives us N
physical bits per coded bit. These physical bits are wired
in parallel to the inputs of a third coded bit, called the
target bit, which consists of N MAJ3 gates inside each of
which a |0〉 state has already been prepared. The outputs
of these MAJ3s give 3N physical bits which carry the
results of the computation up to some error rate. The
correlations between the physical bits will be the same
as the correlations previously detailed, and restorative
phases can then be implemented as described above.
The threshold value for the steady state physical bit
error rate in an error-correcting network, η, is 1/2, which
corresponds to a threshold value for  of 1/6 in Eq.(S1).
This makes sense, as the threshold for any repetition code
is 1/2. To find the threshold for universal computation,
we have to look at the basic error rate which will lead to
our MAJ3’s in the target coded bit having an error rate
of 1/2.
On the first step of computation, since we don’t subject
the bits to the final amp gate in the MAJ3, the error rate
here is lower than . We can therefore define a smaller
error rate
′ ≡ − (2/3)p− (4/7)pc = /2 (S3)
The other source of error in the bits which are input into
the target MAJ3’s are the propagated errors in the coded
bits. To get the physical bit-wise error probability here,
we weight the probabilities of the seven error states de-
tailed in Section with the probabilities of selecting an
erroneous bit given that state. We call this quantity η.
For details on this calculation, see the MATLAB script
LineErrorScript, where this variable is called “propagat-
edErrorProb.” The total error rate in the physical bits
which are output from the coded bits and input into the
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FIG. S4. Wiring for three parallel level-1 MAJ gates- one
third of the Level 3 MAJ. Dots are MAJ3’s. Dashed lines
indicate a a two-way signal between gates. Each gate has one
internal wire which reroutes a gate output to the input.
target bit can then be given by
pin = 
′ + (1− ′)(η) (S4)
The probability that a given output bit from a MAJ3
in the target network is incorrect is the probability that
either one of the input bits is in error, or the preparation
of the |0〉 state is in error, or this final MAJ3 has an error.
This probability, ptarget, can be given by
ptarget = (1− (1− pin)2(1− )(1− (2/3)p)) (S5)
The threshold for universal computation must be the
value for p which gives ptarget < 1/2. This in turn gives
p < 5.5% or  < 12.9%.
Spatial implementation/wire length
As the level-3 MAJ gate comprises nine level-1 MAJ
gates in parallel, it can be implemented on a 3x3x3 ar-
ray of MAJ3 gates. The wiring in Fig. S4 represents the
interaction necessary for any two dimensional slice of the
cube at a given time step. Each MAJ3 has an internal
output which is rewired as an input and also exchanges
outputs with two other gates along the current dimen-
sion. This is a restorative phase, and it is repeated as
desired sequentially across each dimension of the cube.
Universal computation requires an interaction between
three such cubes as in Fig. S5. These figures show that
at level three, our wires need not extend further than the
length of three spaces in our gate array. If we want to go
further than level 3, we now have to interact three such
cubes for restorative purposes, and then interact three of
these blocks of eighty-one gates for universal computa-
tion. Doing so requires wire lengths of 3
√
2 lattice spaces,
as shown in Fig. 3b of the main paper. This would nec-
essarily increase the fundamental physical error rate in
the network. However, extrapolating from the relation-
ships in Section , our fourth-level network should have
a logical error rate ≈ 61516, which for  = 10% should
lead to network error ∼ 10−15 per restorative phase.
FIG. S5. One of 3 layers of a computational gate at Level 3.
Each cube outputs one wire per gate (MAJ1 output), and the
inner (target) cube processes with MAJ3’s.
Replacing measurements with unitary circuits
Encoding with unitary gates
The above analysis provides a scheme to perform reli-
able universal classical computation with quantum gates
on logical bits. To use this procedure to process the clas-
sical information stored in a single qubit, and thus to
emulate a classical measurement and subsequent classi-
cal processing, we must encode the single bit into a rep-
etition code. That is, we must make many copies of its
basis state. Naturally we need this encoding to be as
noise free as possible. To be more precise, the output
from the encoding process must be a state which can be
handled by the subsequent error correcting network.
Our encoding network is a series of cascaded AMP
gates, each of which take as their control input the state
we wish to encode, as well as two freshly prepared |0〉
states as their target inputs (see Fig. 1 of the main pa-
per). The cascade of AMP gates is shown in Fig.S6a.
The number of output bits blows up exponentially with
each time step equal to the execution time of an AMP
gate. Clearly, in the absence of noise, our network cre-
ates a perfect repetition code of the Z-basis state of our
FIG. S6. (a) Here we show the cascade configuration of AMP
gates use to encode a single bit (stored in a single qubit) into
a repetition code using 3n qubits, where n ≥ 2 is an integer.
(b) The cascade of independent error probabilities that are
used to overestimate the errors in the encoding circuit.
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initial bit across the outputs of our AMP gates. With
noise, errors will build up during the process, and will
be highly correlated across various sections of the code.
Therefore, the subsequent error correcting network must
be specifically designed to minimize the effects of the
correlations. Our error correcting scheme above can be
utilized in this way. Our encoding AMP cascade will
produce 81 output bits, which can be optimally wired
into the error correcting network. Of course, with noisy
componentry, there will be some probability that this
procedure encodes the wrong state. This is equivalent to
both a logical error in the error correcting network and
to an erroneous measurement. We find an upper bound
on this error probability by counting groups of error lo-
cations in our network which lead to a logical error in the
subsequent error correcting network.
The entirety of the encoding procedure is simply to
run an AMP cascade for four computational steps. This
starts with an interaction with the one bit we wish to
“measure,” a location which we call the initial measure-
ment. The three outputs of this first AMP are called level
zero of the encoding process. The nine outputs from the
following three AMPs are called level one. The twenty-
seven outputs from these gates are called level two. At
level three, we have 81 output bits.
At this point, we develop an error model in order to
find an upper bound on the probability that the wrong
state has been encoded. Recall from Section that an
AMP gate has the probability (4/7)pc of producing two
or more errors in the output bits. We can pessimistically
assume that this is the probability that all three output
bits are in error. This has the same effect as an error in
the control (code-state) input bit to the AMP gate. So,
all bits which are input into the control of an AMP gate
are assigned an error probability of (4/7)pc ≡ qi.
Based on the analysis of Section , the probability of
a single error in the output of an AMP gate with two
|0〉 states as the target inputs can be overestimated as
4p + (3/7)pc. We can further overestimate this error by
assigning an independent error of (4/3)p + (1/7)pc ≡ qo
to each output bit from an AMP gate in our network. All
bits which are both inputs and outputs to AMP gates are
thus given an error rate of qi+qo = (4/3)p+(5/7)pc ≡ ap,
where a ≈ 1.97 < 2. This assignment of independent
error probabilities is shown in Fig.S6b.
With this model, finding an upper bound on the logical
error rate becomes a simple matter of counting the loca-
tions in our network which lead to an overall logical error
in the code. Under the labels given above, the first order,
single-location error rate due to the initial measurement
is clearly qi. At level one, we have three independent er-
ror locations with error rate ap. The probability that at
least two are in error is 3(ap)2−2(ap)3. This adds further
logical error probability, given no initial measurement er-
ror. So, we add the term (1− qi)(3(ap)2 − 2(ap)3).
Additional sets of error locations will be higher-order,
and involve locations at level one. To find this term we
have to consider our error correction procedure. When
81 output bits have been created by our cascade, we sub-
ject them to 9 transversal level one MAJ gates (or 27
transversal MAJ3s) as detailed above in Section . The
orientation will be such that the each input of the MAJ
gates will come from a distinct third of the code. Each
distinct third is one of three sections of output bits which
descend from the three distinct outputs at level zero.
This orientation is shown in Fig.S7.
With this configuration, we can make the identifica-
tion that errors at level one in the encoding process cor-
respond to propagated errors in the error correcting net-
work as defined above. Moreover, the combination of
errors from levels 2 and 3 are equivalent to incipient er-
rors. Thus, combinations of errors from levels zero and
one in the encoding cascade which are not logical errors
map directly to the seven error states defined by the error
correction circuit (see Section ), and errors from levels 2
and 3 can be thought of as analogous to , but at a slightly
different rate. The final 27 AMP gates each are assigned
the error rate ap as described above. The independent
errors in the output bits add a further error probability
due to the |0〉 prep and wire locations. In summation,
these errors can be analyzed as incipient errors in the
network at the “zeroth” error correction step at a rate
0 ≈ 3.3p = 1.4.
It remains to find the logical error probability due to
error sets including level one. Given one error at level
zero, the probability of a logical error has the same form
as P (C|B) given above. Namely, P (L|10) = 1 − (1 −
FIG. S7. A depiction of the groupings of 81 qubit output
from the AMP cascade in Fig. S6. In the first error correction
step, 9 level-1 MAJ gates will be applied transversally across
the three blocks. The shaded portions indicate blocks of the
output which have first-order probability of being in error,
due to errors at level zero, two, and one, respectively (from
left to right).
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ap)6 − 6ap(1 − ap)5 − 3(ap)2(1 − ap)4. Thus the total
logical error probability due to error sets with one error
at level zero is equal to (1 − qi) × (3)(ap)(1 − ap)2 ×
(P (L|10). Finally, given no errors at level zero or one,
the logical error rate is 3α2 − 2α3, where α = 3(ap)2 −
2(ap)3, again as above. Combining all terms, the logical
error probability due to the AMP cascade can be upper
bounded as
pfail < (4/7)pc + [1− (4/7)pc](3(ap)2 − 2(ap)3
+ (3)(ap)(1− ap)2P (L|10)
+ (1− ap)3(3α2 − 2α3). (S6)
For p = 2.8% this gives pfail = 2.8%, and pfail < p for all
p < 2.8%.
The logical error rate for the first few error correction
steps will depend on the initial distribution of non-logical
error states. This can also be found through straightfor-
ward counting procedure which maps error states in the
cascade to the seven states of the level-3 MAJ. It is worth
mentioning again that the results in this and Section are
highly dependent on the chosen error model and chosen
unitary construction of the 5-bit MAJ3 gate.
Decoding the logical state
Decoding the logical state is the process of placing this
state in a single bit. It is important, however, to dis-
tinguish between the tasks of placing the logical bit in a
noisy mesoscopic bit (something we discuss how to do in
the main text), and placing it in a noise-free macroscopic
bit, which may be referred to as “reading out” the logi-
cal bit. For the former, since the final bit cannot avoid
having an error of order p, which is much larger than the
logical error, the process itself introduces an error much
larger than the logical error. On the other hand, when
we want to place the logical state in a single error-free
bit we want to use a procedure that introduces as little
additional error as possible.
The straightforward method would be to measure each
qubit, at which point classical error-free majority count-
ing can be used to decode. It remains to ask what hap-
pens if the measurements are very noisy. In this case one
would make multiple copies of the code bit prior to mea-
suring it, so that there are many physical bits to measure.
With enough bits to measure, so long as the measurement
error (including the intrinsic bit error) is less than 50%
for each bit, the correct state will be obtained. Copy-
ing a logical bit is a simple computation and therefore,
if we have achieved a low enough error rate to be suffi-
cient for universal computation, this copying process will
not add any significant error probability. The essential
point is that the copying operation can be performed us-
ing logical gates, which are transversal and have low error
rates precisely because of the error correction: copying
is achieved with a transversal CNOT, followed by error
correction, and this can be repeated as many times as is
necessary to obtain the required number of copies.
Replacing post-selection with fixed circuits
A post-selection process is one in which a state of a
quantum system (or systems) is prepared in some way,
and then measured. Based on the measurement the sys-
tem is then either used as part of the physical process
(e.g. quantum computation) or is discarded and the
state prepared again. This process of re-preparation is re-
peated until the state can be used for the process. Thus,
if the process needs multiple such states, one imagines
that the post-selection process is running continually and
spitting out states that can be used whenever one is gen-
erated.
This procedure fits into our construction of a unitary
replacement for measurement and feedback as described
in the main paper in the section Replacing Measurements
with Unitary Circuits. To use a quantum state for further
processing dependent on a certain a set of measurement
results, one needs to apply a set of transversal controlled-
swap gates on the state. The control bit will have the
value of 1 if the measurement results, which we have been
fault-tolerantly processed, indicate the state is suitable.
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